


The Application of Dynamic Voltage Scaling in Embedded Systems Employing A TTCS Software Architecture

Teera Phatrapornnant and Michael J Pont
Embedded Systems Laboratory
University of Leicester

Presentation at UK Embedded Forum
Birmingham, UK, 14 October 2004

Embedded Systems Laboratory
<http://www.le.ac.uk/eg/embedded>

Motivation



- Mobile systems have limited (battery) life.
- How can we extend the system's life?


Overview

- In this talk, I will consider ways in which we can reduce CPU power consumption, allowing us to extend the system life of mobile embedded systems
- I will consider how we can implement “Dynamic Voltage Scaling” (DVS) techniques in systems with a “Time-Triggered, Co-operatively Scheduling” (TTCS) architecture
- I will then compare the power-saving efficiency of DVS and TTC scheduling algorithms

3

Embedded Systems Laboratory
<http://www.le.ac.uk/ereg/embedded>

Power consumption in CMOS processors




4

Embedded Systems Laboratory
<http://www.le.ac.uk/ereg/embedded>

DVS in TTCS designs

- Balancing power consumption and performance by employing “Dynamic Voltage Scaling”




Note: Varying speed means supply voltage also adjusted

5

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

Realistic DVS implementation

- DVS scheduling overhead (task scheduling, PLL locking, voltage scaling, speed finding calculation) is large
- How much power (if any) does DVS save?




6

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

The hardware platform

- Philips LPC2106: 32-bit microcontroller with an ARM7-core
- Ashling EVBA7 evaluation board
- Clock frequency: 10-60 MHz




A DVS schematic diagram

7

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

CPU core supply voltage setting



8

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

Scheduling algorithm development


- DVS Scheduling algorithms based on TTCS
 - Compute Direct (DVS-CD)
 - Lookup Table (DVS-LT)
 - Circular Array (DVS-CA)
 - Circular Skip (DVS-CS)
- The main aim is to reduce the scheduling overhead

9

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

DVS algorithms


- Speed-finding procedure will seek the optimal speed to complete a task before its deadline
- Voltage/Frequency scaling procedure will adjust operating frequency and supply voltage corresponding to the assigned speed



10

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

DVS algorithms (2)




11

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

DVS algorithms (3)


Circular Array



12

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>


DVS algorithms (4)



13

Embedded Systems Laboratory
<http://www.le.ac.uk/esrg/embedded>


Overheads comparison



14

Embedded Systems Laboratory
<http://www.le.ac.uk/esrg/embedded>


Power consumption comparison



15

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>


Break-even points of the DVS algorithms



16

Embedded Systems Laboratory
<http://www.10.ac.uk/ereg/embedded>

Case study: Wireless ECG




Phatrapornnant, T. and Pont, M.J. (2004) "The application of dynamic voltage scaling in embedded systems employing a TTCS software architecture: A case study", System-On-Chip Design, Test and Technology, Loughborough, UK.

17

Embedded Systems Laboratory
<http://www.le.ac.uk/ieeg/embedded>

Case study: Wireless ECG (2)



Phatrapornnant, T. and Pont, M.J. (2004) "The application of dynamic voltage scaling in embedded systems employing a TTCS software architecture: A case study", System-On-Chip Design, Test and Technology, Loughborough, UK.

18

Embedded Systems Laboratory
<http://www.le.ac.uk/ieeg/embedded>

Conclusions

- The application of DVS on TTCS has the potential to reduce CPU power consumption
- DVS-CS which has smallest overhead is the most power-efficient of the DVS algorithms considered here
- CPU power consumption on a wireless ECG system was reduced by about 60% when employing DVS-CS

References

- Burd, T. D. and Brodersen, R. W., "*Energy Efficient CMOS Microprocessor Design*", Proc. 28th Hawaii Int'l Conf. On System Sciences, 1995.
- Hampton, J. R., "*The ECG made easy*", 5th ed., Churchill Livingstone, 1998.
- Phatrapornnant, T. and Pont, M.J., "*The application of dynamic voltage scaling in embedded systems employing a TTCS software architecture: A case study*", in: Proceedings of the IEE / ACM Postgraduate Seminar on "System-On-Chip Design, Test and Technology", Loughborough, UK, 15 September 2004. Published by IEE. ISBN: 0 86341 460 5
- Pont, M. J., "*Patterns for time-triggered embedded systems: Building reliable applications with 8051 family of microcontrollers*" Addison-Wesley, 2001.